

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	F	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/707,666		12/31/2003	Hidcharu Koike	12057-US-PA	1665	
31561	7590	09/09/2004		EXAM	EXAMINER	
•		TELLECTUAL PR	WILLIAMS, HOWARD L			
7 FLOOR-1 ROOSEVEI), SECTION 2	ART UNIT	PAPER NUMBER		
TAIPEI, 100				2819		
TAIWAN				DATE MAILED: 09/09/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
	Office Action Summan	10/707,666	KOIKE, HIDCHARU				
Office Action Summary		Examiner	Art Unit				
		Howard L. Williams	2819				
Period fo	The MAILING DATE of this communication a or Reply	appears on the cover sheet with the	ne correspondence address				
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reperiod for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by stareply received by the Office later than three months after the may be patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be reply within the statutory minimum of thirty (30) od will apply and will expire SIX (6) MONTHS tute, cause the application to become ABAND	the timely filed I days will be considered timely. If the mailing date of this communication. I description of the communication of the communication. I description of the communication of the c				
Status							
1)	Responsive to communication(s) filed on						
2a) <u></u>	This action is FINAL . 2b)⊠ T	his action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)⊠ 6)⊠ 7)□	Claim(s) 1-15 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) 10-15 is/are allowed. Claim(s) 1-9 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers						
·	The specification is objected to by the Exami The drawing(s) filed on is/are: a) a Applicant may not request that any objection to the Replacement drawing sheet(s) including the corr	ccepted or b) objected to by the drawing (s) be held in abeyance.	See 37 CFR 1.85(a).				
11)[The oath or declaration is objected to by the		•				
Priority ι	under 35 U.S.C. § 119						
	Acknowledgment is made of a claim for forei All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure	ents have been received. ents have been received in Applic riority documents have been rec	cation No				
* 5	See the attached detailed Office action for a li	ist of the certified copies not rece	eived.				
Attachmen	t(s)						
2) 🔲 Notic 3) 🔲 Infor	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 r No(s)/Mail Date	4)					

Application No: 10/707,666 Your Reference: 12057-US-PA

Art Unit: 2819

Claims 7 and 8 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In these claims the recitation of "the first subtractor" lacks antecedent. Alternatively, the claim nomenclature recites "second subtractor" before the appearance of a first subtractor, which is an inappropriate use of ordinal numbering. Changing the dependency of claims 7 and 8 would correct the situation.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-6 are rejected under 35 U.S.C. 103(a) as unpatentable over Deffendall et al. (US 4,337,456) in view of Eng. Jr. et al. (US 5,321,403).

The claim structure used is a bit unusual from common U.S. practice, typically the function of the elements is recited adjacent the respective elements. The claim as presented provides a rather choppy reading.

Deffendall et al. discloses a multi-channel dual slope ADC with digital offset correction. The input circuit with switches to supply the various input voltages or reference voltages is shown in dashed box 10 of figure 1. The integrator is illustrated as elements 32 and 34 in figure 1 and the comparator is of course element 44 also in figure 1. The offset cancellation logic, hysteresis logic, control logic, and data counter are embodied in microprocessor (CPU 54; fig. 1). The offset value is determined in the first cycle (t₂ and t₀; fig. 2) and stored in memory (col. 6, lines 25-27). The subtraction of the offset can be effectively accomplished by setting the counter to a value corresponding to $-t_0/k$ at the start

Application No: 10/707,666 Your Reference: 12057-US-PA

Art Unit: 2819

of a measurement cycle (col 6 line 63-col. 7 line 5). The recited hysteresis logic is only given the function of determining the output value in these claims and the microprocessor of Deffendall et al. clearly does that. Regarding claim 5, Deffendall et al. does not specify that the comparator has hysteresis. Eng Jr. et al. teaches using a comparator with a slight hysteresis (col. 4, lines 20-30) to improve to avoid comparator oscillation for small inputs and thus shallow ramps. It would have been obvious from the teaching of Eng, Jr. et al. to use a comparator with slight hysteresis in Deffendall et al. to avoid comparator oscillation and indecision as taught by Eng, Jr.

Claims 10-15 allowed.

Claims 7-9 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Gray (US 5,262,780) teaches an integration based ADC which occasionally determines the amplifier offset and digitally stores the measured offset for compensation of routine conversions.

Any inquiry concerning this communication should be directed to Howard L. Williams at telephone number 571-272-1815.

9/2/04

Howard L. Williams
Primary Examiner
Art Unit 2819